Describe a half adder in a structural-level Verilog HDL.
2. Describe a full adder in Verilog HDL by instantiating the modules from 1.
3. Describe the 4-bit adder/subtractor in Verilog HDL by instantiating the modules from 2.