For a 2 input NOR gate, what is the worst case falling delay with a fan-out of 1? (worst case is when only one of the nMOS transistors is ON)

a. 15RC
b. 9RC
c. 11RC
d. 6RC